Ultra-Low Power Memory Circuit Unit for Space Application
نویسندگان
چکیده
منابع مشابه
Ultra-Low-Power Digital Circuit Design
Subthreshold source-coupled logic (STSCL) is a logic family that contains a constant bias current in each logic gate. Logic operation is based on the steering of this current towards one of two load resistors using subthreshold dierential pairs. STSCL was proposed for its low power consumption due to the small voltage signal swing, as well its suitability for congurable circuits. In this work, ...
متن کاملSub-threshold Circuit Design Techniques for Ultra Low-Power Logic
With CMOS technology being scaled to ever smaller dimensions to achieve higher performance and integration levels, power dissipation has become a major concern in modern VLSI designs. Sub-threshold circuits have gained a lot of importance due to ultra low-power consumption. The paper reviews the sub-threshold circuit design. Various body-biasing schemes and logic families for performance enhanc...
متن کاملCircuit design advances for ultra-low power sensing platforms
This paper explores the recent advances in circuit structures and design methodologies that have enabled ultra-low power sensing platforms and opened up a host of new applications. Central to this theme is the development of Near Threshold Computing (NTC) as a viable design space for low power sensing platforms. In this paradigm, the system’s supply voltage is approximately equal to the thresho...
متن کاملDevice/Circuit/Architectural Techniques for Ultra-low Power FPGA Design
Field Programmable Gate Arrays (FPGAs) are widely used for implementation of dig ital system design due to their flexibility, low time-to-market, growing density and speed. But the Power consumption, especially leakage and dynamic power has become a major concern for semiconductor industries. FPGAs are less power-efficient than custom ASICs, due to the overhead required to provide programmabili...
متن کاملMulti-Threshold Asynchronous Circuit Design for Ultra-Low Power
This paper presents an ultra-low power circuit design methodology which combines the MultiThreshold CMOS (MTCMOS) technique with quasi delay-insensitive (QDI) asynchronous logic, in order to solve the three major problems of synchronous MTCMOS circuits: (1) Sleep signal generation, (2) storage element data loss during sleep mode, and (3) sleep transistor sizing. In contrast to most power reduct...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOP Conference Series: Materials Science and Engineering
سال: 2021
ISSN: 1757-8981,1757-899X
DOI: 10.1088/1757-899x/1084/1/012059